


[illegible]

Fig. 1




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B

[illegible]
$$\left. \begin{array}{l} \text{ } \\ \text{ } \\ \text{ } \end{array} \right\} 450$$

```
4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;
```

453 {
 -!! Inputs
 -!! S_IN => B.C.S;
 -!! Q_IN => A.Q;
 -!! R_IN => R;
 -!! CLOCK => clock;
 -!! End Inputs

```

4 5 4 {
      --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;

```

```

455 {
    --!! Count Outputs;
    --!! 0 : <event0> clock;
    --!! 1 : <event1> clock;
    --!! 2 : <event2> clock;
    --!! End Count Outputs;

```

```

456 { --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;

```

```
457 { --!! End;
```

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

440

- 4 5 1

- 458

Fig. 4C





Fig. 4D






Fig. 5A




Fig. 5B





Fig. 6A




Fig. 6B




Fig. 7




FIG. 8

(Prior Art)

entity Fsm: Fsm

850




FIG. 8A
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm

);

ARCHITECTURE Fsm of Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity. ...

Fsm-state(0 to 2) <= ... signal 801

```
853 E --!! Embedded Fsm : exampleFsm;
859 E --!! clock          : (Fsm_clock);
854 E --!! state_vector   : (Fsm_state(0 to 2));
855 E --!! states vector    : (s0, s1, s2, s3, s4);
856 E --!! state_encoding  : ('000', '001', '010', '011', '100');
857 E --!! arcs           : (s0 => s0, s0 => s1, s0 => s2,
                           s1 => s2, s1 => s3, s2 => s2,
                           s2 => s3, s3 => s4, s4 => s0);
858 E --!! end Fsm;
```

852
86

END;

FIG. 8B

entity FSM:FSM

850




FIG. 9


TOP:TOP

X:Y \rightarrow 1010a



1012a

Z:Z \rightarrow 1014a



1016a


1018a

X:Y \rightarrow 1010b



1012b

Z:Z \rightarrow 1014b



1016b


1018b

Y:Y \rightarrow 1020



1022

Z:Z



1016c

1018c

\rightarrow 1000

FIG. 10A

10303 → 10323 → 10343 → 10363
 <instantiation identifier> . <instrumentation entity name> . <design entity name> . <event name>

FIG 10B




FIG 10C





FIG. 10D

0000007 in
FBI
6-13-68

top:top



1100

FIG. 11A




FIG. 12A

Entity X IS

PORT (

);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X....

Y:Y
PORT MAP (

);

1221

A <= ...
B <= ...
C <= ...

1222

--!! [count, countnameφ, clock] <= Y.P; } 1230
--!! Q <= Y.[B].count.count1 AND A; } 1232
--!! [fail, failnameφ, "fail msg"] <= Q XOR B; } 1234
--!! [harvest, harvestnameφ, "harvest msg"] <= B AND C; } 1236

1223

END

FIG. 12B